HOME HELP FEEDBACK SUBSCRIPTIONS ARCHIVE SEARCH TABLE OF CONTENTS		QUICK SEARCH:   [advanced] Author: Keyword(s): Year:  Vol:  Page:

This Article Full Text Full Text (PDF) Alert me when this article is cited Alert me if a correction is posted Services Similar articles in this journal Similar articles in PubMed Alert me to new issues of the journal Download to citation manager Citing Articles Citing Articles via Google Scholar Google Scholar Articles by Aviel, Y. Articles by Abeles, M. Search for Related Content PubMed PubMed Citation Articles by Aviel, Y. Articles by Abeles, M.

Memory Capacity of Balanced Networks

yuval{at}alum.cs.huji.ac.il, Interdisciplinary Center for Neural Computation, Hebrew University, Jerusalem, Israel

David Horn

horn{at}post.tau.ac.il, School of Physics and Astronomy, Tel Aviv University, Tel Aviv, Israel

Moshe Abeles

abeles{at}hbf.huji.ac.il, Interdisciplinary Center for Neural Computation, Hebrew University, Jerusalem, Israel

We study the problem of memory capacity in balanced networks of spiking neurons. Associative memories are represented by either synfire chains (SFC) or Hebbian cell assemblies (HCA). Both can be embedded in these balanced networks by a proper choice of the architecture of the network. The size w_E of a pool in an SFC or of an HCA is limited from below and from above by dynamical considerations. Proper scaling of w_E by , where K is the total excitatory synaptic connectivity, allows us to obtain a uniform description of our system for any given K. Using combinatorial arguments, we derive an upper limit on memory capacity. The capacity allowed by the dynamics of the system, _c, is measured by simulations. For HCA, we obtain _c of order 0.1, and for SFC, we find values of order 0.065.

The capacity can be improved by introducing shadow patterns, inhibitory cell assemblies that are fed by the excitatory assemblies in both memory models. This leads to a doubly balanced network, where, in addition to the usual global balancing of excitation and inhibition, there exists specific balance between the effects of both types of assemblies on the background activity of the network. For each of the memory models and for each network architecture, we obtain an allowed region (phase space) for w_E/ in which the model is viable.